

IBM PC felépítése




Figure 1.26: Different access levels. On the left are shown the different access levels between user and hardware. On the right is an example for each level. The top level is the application, which is the interface to the user. The bottom level is the registers that directly control the hardware.




Figure 1.5: Block diagram of a PC with peripherals. The arrows indicate the direction of the data flow. The 80x86 CPU and the RAM are located on the motherboard. All parts surrounded by the broken line are normally inside the PC case.




Figure 18.1: The PC/XT architecture.







Figure 1.7: Diagram of a motherboard. The diagram shows the typical structure of a motherboard. The central part is the CPU 80x86. The CPU can be associated with an 80x87 coprocessor for mathematical applications and a cache controller and cache RAM to enhance performance. The i486 or Pentium integrates all these parts on a single chip. Additionally, on the motherboard there are the memory (RAM), the ROM BIOS, the 8237 and 8254 support chips, a keyboard interface, and the bus slots.





CPU



Processor	Register width	Address bus	Data bus	Address space	Clock frequency	Used in
8088	16 bits	20 bits	8 bits	1 Mbyte	6..10 MHz	PC
8086	16 bits	20 bits	16 bits	1 Mbyte	6..10 MHz	XT,PS/2
80188	16 bits	20 bits	8 bits	1 Mbyte	6..16 MHz	-1)
80186	16 bits	20 bits	16 bits	1 Mbyte	6..16 MHz	-1)
80286	16 bits	24 bits	16 bits	16 Mbyte	12..20 MHz	AT,XT286, PS/2
i386SX	32 bits	24 bits	16 bits	16 Mbyte	16..25 MHz	AT, PS/2
i386DX	32 bits	32 bits	32 bits	4 Gbyte	16..40 MHz	AT, PS/2, EISA
i486	32 bits	32 bits	32 bits	4 Gbyte	25..50 MHz	AT, PS/2, EISA, PCI, VLB
i486DX2	32 bits	32 bits	32 bits	4 Gbyte	50..66 MHz	AT, PS/2, EISA, PCI, VLB
i486SX/i487SX	32 bits	32 bits	32 bits	4 Gbyte	25 MHz	AT, PS/2, EISA
Pentium	32 bits	32 bits	64 bits	4 Gbyte	60..99 MHz	AT, PS/2, EISA, PCI, VLB

¹⁾ Hardly used in PCs.

PCI: PCI local bus systems

VLB: VESA local bus systems

	Covington	Mendocino	Coppermine128	Coppermine128	Tualatin
Package	SECC	SECC-2PPGA	FC-PGA	FC-PGA	FC-PGA2
Manufacturing dates	1998	1998 - 2000	2000 - 2002	2001 - 2002	2001 -
Clock speeds (MHz)	266, 300	300A, 333, 366, 400, 433, 466, 500, 533	500A, 533A, 566, 600, 633, 667, 700, 733, 766	800, 850, 900, 950, 1000, 1100	900, 1000, 1100, 1200, 1300, 1400
L2 cache size	none	128 KB	128 KB	128 KB	256 KB
L2 cache bus width	n/a	64 bits	256 bits	256 bits	256 bits
System bus speed	66 MHz	66 MHz	66 MHz	100 MHz	100 MHz
SSE instructions	--	--	✓	✓	✓
Dual CPU capable	✓	✓	--	--	--
Fabrication process	0.35 μ	0.25 μ	0.18 μ	0.18 μ	0.13 μ






Figure 2.3: Structure of a microprocessor. A microprocessor comprises a bus interface with a prefetch queue for reading and writing data and instructions, an instruction unit for controlling the execution unit with its registers, and an addressing unit for generating memory and I/O addresses.


Instruction/Stack Pointer




EFLAG Register




General-Purpose Registers




Segment Registers




Memory Management Registers




Control Registers



Debug Registers



Test Registers






Figure 6.4: The concept of microprogramming. With microprogramming the processor fetches the instructions via the bus interface into a prefetch queue, which in turn transfers them to a decoding unit. The decoding unit decomposes a machine instruction into a number of elementary microinstructions and applies them to a microcode queue. The microinstructions are transferred from the microcode queue to the control and execution unit so that the ALU and registers are driven accordingly.




Figure 10.3: i486 internal structure. On a single chip, the i486 integrates not only an improved CPU, but also a more powerful version of the i387, a cache controller, and an 8 kbyte cache. The prefetch queue grew to 32 bytes.




Figure 12.3: Pentium block diagram.




Figure 9.3: Determining cache hits.

```
mov     al,00110100B
out     timer_mode,al
sub     ax,ax
out     timer0,al
out     timer0,al
```

```
mov si,-1                ;game-port megszolitas
mov dx,201h
out dx,al
again:
        in al,dx          ;konverzio vege?
        inc si
        cmp si, 1500
        jg tovabb
        test al,1
        jnz again
tovabb:
```

```
mov     al,00h
cli
out     timer_mode,al
in      al,timer0
mov     dl,al
in      al,timer0
mov     dh,al
mov     ax,max_count
sub     ax,dx
mul     timer_convert
div     ten_thousand
mov     timer_micro,ax
cmp    ax,5000
jl     fincsi
mov    ax,5000
fincsi:
mov    [datmem+bp],ax
sti
add   bp,2
```


Busz vezérlés





Figure 1.12: A controller and drives. The controller's microprocessor controls the components according to the microprogram in the ROM code. Data is transferred between the drive and controller via an interface.







Figure 22.1: The PCI bus.








Figure 4.8: The path between processor and ports. Usually the processor does not access the I/O address space directly, but instead via a bus controller, as is the case for main memory, too. The bus controller generates the necessary control signals for the bus and various buffers for temporary storage and amplifying the data and address signals. These intermediate circuits are today integrated into one single system controller.




8.2.1. ábra



8.2.3. ábra

RENDSZER ÓRA



8.3.1. ábra

Interrupt




Figure 1.21: CMOS RAM and real-time clock. The PC has an MC146818 chip which has a real-time clock and a battery buffered CMOS RAM in which to store the configuration data.




Figure 24.9: Scheme of the internal system clock. The counter 0 periodically issues a hardware interrupt via IRQ0 so that the CPU can update the DOS system clock.







Figure 24.10: Connection of timer and DMA chip for the memory refresh. The counter periodically activates channel 0 of the 8237A DMA chip, which carries out a dummy read cycle to refresh the DRAM memory.







✓






Memória










Charge Storage Area

















Figure 2.7: Combination of segment address and offset in real mode. In real mode the addressing unit shifts the segment register value left by four bits, thus multiplying the segment value by 16, and adds the offset. The result is a 20-bit address.




Figure 3.2: Breakthrough of the 1 Mbyte barrier in real mode. In real mode, when the value of a segment register is multiplied by 16 and the offset is added, the result may be above 1 Mbyte. Because of the 32 address lines of the i386 (and the 20-bit address bus), this address above 1 Mbyte is actually output






Figure 1.28: DOS memory organization. With DOS the first 640kbytes are reserved for the operating system and application programs. Above the first 640kbytes there is the video RAM, and starting from 768kbytes there follow various (and optional) BIOS extensions. Above 1Mbyte extended memory starts, which can be up to 4Gbyte on an i386, i486 or Pentium.



ECC - paritásvizsgálat (kozmikus sugárzás!) > 512MB



Diszk




8.4.1. ábra

Ferromagnetic Hard Material

Ferromagnetic Soft Material





8.4.2. ábra




Figure 27.6: Tracks, cylinders and sectors. Every floppy disk is organized into tracks, which in turn are divided into sectors. Within one sector the bit is the smallest data unit.




Figure 28.2: Heads and disks. Each disk surface is allocated a head, which is fixed to the end of an access arm. All arms and heads are moved in common and simultaneously by a single actuator.




Figure 27.10: Arrangement of boot sector, FATs, root directory, subdirectories and files. On a floppy disk, from the outside to the inside are located the boot sector, the two FAT copies and the root directory. These are followed by the data area, which fills the floppy disk up to the innermost cylinder.







Figure 27.15: Cluster chain.



CD/DVD

Spirál



Videó kártya

	EGA		VGA		SVGA	
	karakter	grafika	karakter	grafika	karakter	grafika
felbontás (pixel)	640*350	640*350	640*480	640*480	1288*960	1280*1024
video szegmens	B800	A000	B800	A000	B800	A000
video RAM (kbyte)	64 - 256	64 - 256	256	256	>= 1000	>= 1000
karakter mátrix	8*14,8*8	8*14,8*8	9*16	9*16	9*16	9*16
színek száma	16 64-ből	16 64-ből	256	256	256	256, > 1m
monitor vezérlés	digitális	digitális	analóg	analóg	analóg	analóg
vízzs. frekvencia (kHz)	15.7-21.8	15.7-21.8	31.5	31.5	< 90	<90
függ. frekvencia (Hz)	60	60	50-70	50-70	50-90	50-90
video sávszél. (MHz)	14.3-16.3	14.3-16.3	28	28	< 100	< 100




Figure 1.9: Graphics adapter. The central part is a graphics control chip, which controls the character generator and the video RAM. The CPU can access the control chip and the video RAM via the bus interface.





Figure 32.2: Interlaced and non-interlaced mode. (a) In interlaced mode, the scanlines with an odd number are first written, and then all scanlines with an even number. The voltage of the vertical deflection unit carries out two cycles for one complete image; (b) in non-interlaced mode the lines are written in succession.



VÍZSZINTES ELTÉRÍTÉS



FÜGGŐLEGES ELTÉRÍTÉS




VÍZSZINTES SZINKRON




FÜGGŐLEGES SZINKRON




8.5.1. ábra






Distribution of the 4 bit/pixel to the memory layers in EGA modes 13, 14 and 16.




(a)



DVI kimenet LCD monitorokhoz



Input és output

Soros átvitel:



X_3	X_2	X_1	X_0	Y_3	Y_2	Y_1	Y_0
1	1	0	1	0	0	0	0
0	1	1	0	1	0	0	0
0	0	1	1	0	1	0	0
0	0	0	1	1	0	1	0
0	0	0	0	1	1	0	1

Visszaalakítás:



Billentyűzet:






Figure 31.1: Structure of keyboard and keyboard interface.


RS232:



Parallel átvitel:



Kapcsolat a buszokkal:
IDE, ATA/PATA, SATA





SCSI



Firewire

USB





Átalakítók:

USB-soros port

USB-parallel port